IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re divisional patent application of 10/224,899 filed on August 21, 2002

Clevenger et al.

Serial No.: Not Yet Assigned

Group Art Unit: Unknown

Filing Date: Concurrently Herwith

Examiner: Unknown

For:

INTEGRATED METAL-INSULATOR-METAL CAPACITOR METAL

GATE TRANSISTOR

Commissioner of Patents PO BOX 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

Under the provisions of 37 CFR §1.97 through §1.99 and pursuant to applicant's duty of disclosure under 37 CFR §1.56, applicant respectfully brings the following documents listed on the attached form PTO-1449, to the attention of the Examiner in charge of the above-identified application. All of these references were either cited or submitted in parent Application No. 10/224,899 and thus copies of these references are not provided in accordance with 37 C.F.R. §1.98(d).

This citation does not constitute an admission that the references are relevant or material to the claims. They are only cited as constituting related art of which the applicant is aware.

It is respectfully requested that the listed references be considered by the Examiner and formally made of record in this application.

YOR920010565US2

Please charge any deficiencies in fees and credit any overpayment of fees to Attorney's Deposit Account No. 50-0510.

Respectfully submitted,

Frederick W. Gibb, III Registration No. 37,629

Date: JUNA McGinn & Gibb, PLLC 2568-A Riva Road, Suite 304 Annapolis, Maryland 21401 (301) 261-8071 Customer No. 29154

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

ATTY DOCKET NO.	SERIAL NO. Not Yet Assigned			
YOR920010565US2				
Clevenger et al.	•			
FILING	GROUP			

	•	• •			mo longuin					
			FILING Concurrently Here			GROUP Unknown				
		U.S	S. PATENT	DOCUMENTS						
*EXAMINER	DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING DAT			
·	5,903,493	05/11/1999	Lee							
	6,033,963	03/07/2000	Huang	et al.						
	6,049,114	04/11/2000	Maiti e	t al.						
	6,057,583	05/02/2000	Gardne	er et al.						
	6,130,123	10/10/2000	2000 Liang et al.							
	6,165,858	12/26/2000	Gardne	er et al.						
	6,198,617	03/06/2001	Sun							
	6,341,056	01/22/02	Allman	et al.						
	6,451,667	09/17/02	Ning	-						
	6,528,834	03/04/03	Durcan	et al.						
		FORE	IGN PATE	NT DOCUMENTS	··· 	- · · · · ·		· · · · · ·		
	DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUBCLASS	TRANSLATION			
			 			1	YES	NO		
			;			1				
		·		<u> </u>		1				
								,		
				<u>-</u>		1		<u> </u>		
	OTHER DOCUM	ENTS (Includir	na Authoi	r, Title, Date, Pertine	ent Pages Etc	1	<u> </u>	<u></u>		
•	"New Paradigm of Sili		_	Ohmi, et al., Proceeding	-		March 200	1, pp.		
	394-412									
	"Dual-Metal Gate CM Device Letters, Vol. 22	OS Technology w , No. 5, May 2001	ith Ultrath , pp. 227-2	nin Silicon Nitride Gate 129	Dielectric," Yee	-Chia Yeo et a	i., ieee ei	ectron		
EXAMINER	<u> </u>	-, - ·		DATE CONSIDERED						

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

ATTY DOCKET NO. SERIAL NO. YOR920010565US2 Not Yet Assigned **INFORMATION DISCLOSURE CITATION** (Use several sheets if necessary) Clevenger et al. FILING GROUP **Concurrently Herewith** Unknown **U.S. PATENT DOCUMENTS** *EXAMINER FILING DATE SUBCLASS DOCUMENT NUMBER DATE NAME CLASS INITIAL IF APPROPRIATE **FOREIGN PATENT DOCUMENTS** TRANSLATION DOCUMENT NUMBER DATE COUNTRY CLASS SUBCLASS YES NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

"Dual-Metal Gate Technology for Deep-Submicron CMOS Transistor," Qiang Lu et al., IEEE 2000 Symposium on VLSI Technology Digest of Technical Papers, pp. 72-73

EXAMINER

DATE CONSIDERED

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.